loic/MicSim
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update readme

Browse source
This commit is contained in:
Loic GUEGAN 2018-08-31 18:57:52 +02:00
parent 16fd07d6a8
commit e0f3b5f394
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
README.md
View file

@ -14,3 +14,6 @@ All the architecture components are located in _components_ folder:
- **microprogram.py** Contains IJVM implementation that use Mic-1 architecture - **microprogram.py** Contains IJVM implementation that use Mic-1 architecture
- **caretaker.py** Hold all the Mic-1 architecture components (registers, ram etc..) - **caretaker.py** Hold all the Mic-1 architecture components (registers, ram etc..)
- **ram.py** Contains a simple RAM implementation - **ram.py** Contains a simple RAM implementation
### How to load code in memory ?
Simply by editing **ram.txt**. Each line corresponding to a byte entry starting from address 0x0 to whatever to $+\infty$ . Each line can be an IJVM _opcode_ or a random byte.