loic/MicSim
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
Study Mic-1 architecture through simulation.
4 commits 1 branch 0 tags 160 KiB
Find a file
Loic GUEGAN e0f3b5f394 Update readme
2018-08-31 18:57:52 +02:00
components Add source code 2018-08-31 18:42:12 +02:00
supports Add source code 2018-08-31 18:42:12 +02:00
.gitignore Init repo with git ignore 2018-08-31 18:41:38 +02:00
micsim.py Add source code 2018-08-31 18:42:12 +02:00
ram.txt Add source code 2018-08-31 18:42:12 +02:00
README.md Update readme 2018-08-31 18:57:52 +02:00

README.md

MicSim

Hi! Welcome to MicSim project repo. MicSim is a Mic-1 architecture simulator written in python. It is specially design for studying purpose.

How it works ?

It is simple, you have to:

  1. Clone the repo
  2. Execute micsim.py
  3. Enjoy !

I want to know more about it....

All the architecture components are located in components folder:

  • ijvm.py Contains standard IJVM constant
  • microprogram.py Contains IJVM implementation that use Mic-1 architecture
  • caretaker.py Hold all the Mic-1 architecture components (registers, ram etc..)
  • ram.py Contains a simple RAM implementation

How to load code in memory ?

Simply by editing ram.txt. Each line corresponding to a byte entry starting from address 0x0 to whatever to +\infty . Each line can be an IJVM opcode or a random byte.