Debug
This commit is contained in:
parent
d58349763a
commit
94377da94d
4 changed files with 20 additions and 4 deletions
|
@ -1,6 +1,9 @@
|
|||
|
||||
from components.ijvm import ijvm
|
||||
|
||||
# TODO: Switch MAR as 32bits address (multiply its value by for)
|
||||
# then same for SP and LV
|
||||
|
||||
class Microprogram:
|
||||
|
||||
def __init__(self,components):
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue