loic/MicSim
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
MicSim/ram.txt
Loic GUEGAN d58349763a Debug MBR register
2018-09-01 16:49:12 +02:00

9 lines
36 B
Text
Raw Blame History

BIPUSH
1
BIPUSH
0
GOTO
0
0
BIPUSH
3
Reference in a new issue View git blame Copy permalink